

The 36 VAC inputs are received by two full wave rectifiers. Diodes CR6 and CR7 rectify the negative cycle of the input and the 7915 regulates the voltage at -15 VDC. Diodes CR8 and CR9 rectify the positive pulse of the 36 VAC input and the 7815 regulates the voltage at +15 VDC. The 7805 regulates an additional 5 VDC for the DACs. Zener diode CR11 supplies the +8.2 VDC for the sample and hold circuit. The +22V (unregulated) is used to power operational amplifier R7 in the audio output.

Your game will contain either of two different sets of program ROM/PROMs. Check your game to see if it contains -01 or -02 program ROM/PROMs; then refer to the appropriate table below to determine your game's option switch settings.

Switch settings of 8-Toggle DIP Switch (located at position 18 on the game PCB)								Results
8	7	6	5	4	3	2	1	
On Off	On Off	TOGGLE						450 fuel units per coin 600 fuel units per coin 750 fuel units per coin \$ 900 fuel units per coin
On Off	On Off		Off On					Free play Coined play as determined by toggles 7 & 8 \$
		UNUSED		Off On	On Off			* German instructions on screen * Spanish instructions on screen * French instructions on screen English instructions on screen \$
					On Off	Off On		
						On Off	On Off	Right coin mechanism (as you face the game) registers: 1 credit per coin \$ 4 credits per coin 5 credits per coin 6 credits per coin (Left coin mechanism always registers 1 credit per coin)

Switch Settings of 8-Toggle DIP Switch (located at position P8 on the game PCB)								
8	7	6	5	4	3	2	1	Results
On	On		On					450 fuel units per coin
On	Off							600 fuel units per coin
Off	On		On					750 fuel units per coin \$
Off	Off		On					900 fuel units per coin
On	On		Off					1100 fuel units per coin
On	Off		Off					1300 fuel units per coin
Off	On		Off					1550 fuel units per coin
Off	Off		Off					1800 fuel units per coin
		Off	On					Free play Coined play as determined by toggles 8, 7, and 5 \$
				Off	Off			*German instructions on screen *Spanish instructions on screen *French instructions on screen English instructions on screen \$
				On	On			
				On	Off	On	On	Right coin mechanism (as you face the game) registers: 1 credit per coin \$ 4 credits per coin 5 credits per coin 6 credits per coin (Left coin mechanism always registers 1 credit per coin)
				On	Off	Off	Off	

\$ indicates settings made at the factory and/or recommended settings.

[illegible]

Thrust and explosion audio signals are both developed by random noise from noise generator M6 and M7. The resistive and capacitive network connected to the pin 6 input of operational amplifier R7 is a low pass filter that filters out the high frequencies for the thrust audio. The pins 8 and 14 outputs of op amp R7 develop two equal amplitude, opposite phase signals for the thrust and explosion signals only. Pin 14 of R7 is the output for the 3 KHz and 6 KHz signals.

The 3 KHz audio and 6 KHz audio are enabled by AUD4 and AUD5 respectively. The 3 KHz signal is used as an audio warning of low fuel and indicator of proper ROM and RAM operation during Self-Test. The 6 KHz signal is used as the coin door SLAM audio and during Self-Test to indicate proper operation of control panel and coin door switch inputs and improper operation of ROM and RAM.

The diagram illustrates a two-channel audio amplifier circuit. Each channel consists of an input stage (J7, J8), a 2N3904 transistor pre-amplifier, and a TDA 2002AV IC. The output stage uses a 2N3904 transistor and a 10-30V output transformer. The circuit includes various resistors (R14, R17, R18, R23, R11, R12, R9, R10, R13, R22, R21, R20, R19) and capacitors (C1, C4, C5, C6, C7, C8, C9, C10, C11, C15, C16, C17). The output is connected to two speakers (SPKR 1, SPCR 2).

SEE MONITOR MANUAL FOR MONITOR SCHEMATIC DIAGRAM



© 1979 Atari, Inc.

OPTIONS INPUT CIRCUITRY

The game option switches are read by the MPU when OPTS (option switch enable) is low. Switch toggles to be read are selected by AB0 and AB1 from the MPU. Switch toggles 1, 3, 6, and 7 are read on data line DB0 and toggles 2, 4, 6 and 8 are read on DB1. Toggle inputs are "on" when pulled to ground.

SWITCH INPUT

The coin door and control panel switches are read by the MPU when SINP1 (switch input enable) is low. Switches to be read are selected by AB0 thru AB2 from the MPU. All inputs are read on data line DB7. Switch inputs are "on" when pulled to ground.

DIAG STEP (diagnostic step), 3 KHz, SELF-TEST, SLAM, and HALT inputs are read by the MPU when SINP0 (switch input zero enable) is low. Inputs are directly read by the MPU on data lines DB7, DB6, DB1, DB2, and DB0 respectively. Switch inputs are active when pulled to ground. DIAG. STEP, 3 KHz, and SELF-TEST are signals read by the MPU to initiate and control the game's self-test procedure. SLAM is a signal read by the MPU to indicate the status of the antislam switch mounted on the coin door. The MPU reads HALT to determine the state of the vector generator.

THRUST INPUT

Player thrust control input POTIN is from the wiper of a 5 K-ohm potentiometer connected between +5 VDC and ground. The POTIN signal varies from +2 to +3.5 VDC, depending on the position of the thrust control. This voltage is compared with the output of digital-to-analog (D/A) converter N10 at the pin 9 and 10 inputs of comparator R11. If the POTIN voltage (R11, pin 10) is greater than the D/A converter output (R11, pin 9), pin 8 of R11 goes high. If the POTIN voltage is lower than the D/A converter output voltage, pin 8 of R11 goes low.

The D/A converter output voltage is controlled by the digital input (IND0 thru IND7) from down/up counters P9 and P10. The counters count up when pin 8 of R11 is low and count down when pin 8 of R11 is high. This feedback loop results in a self-calibrating "pot voltage seek" circuit. The counters continuously count up or down as they "seek" the count which will cause the D/A output voltage to be equal to the POTIN voltage.

The MPU can then read the count output of counters P9 and P10 (via tristate buffer N9 and the POTIN address), determine the relative position of the thrust control, and output data to the vector generator circuit for the thrust picture and to the audio circuit for the thrust sound.

PLAYER INPUT CIRCUITRY

MPU CIRCUITRY

NOTE: THE MPU IN THIS GAME OPERATES AT A FREQUENCY OF 1.5 MHZ. THEREFORE THE MPU CHIP MUST BE 6502A. THE 6502'S MAXIMUM FREQUENCY IS 1 MHZ AND IS NOT COMPATIBLE WITH THIS GAME.

NOTE: DO NOT USE SPLIT PADS ON PCB FOR TROUBLESHOOTING PURPOSES

CLOCK CIRCUIT

The clock circuit consists of crystal Y1 and associated inverters and counters C4 and B4. Counters C4 and B4 count the crystal frequency down to the frequencies necessary for the Lunar Lander game.

NOTE: SHORT WDOG DISABLE TO GROUND WHEN USING AUTOMATIC RAM/ROM TESTER.


During initial power-up, the delayed charging of capacitor C26 causes a preset of flip-flop D4 and a clear of counter D5. This results in holding RESET input to the MPU low. When the charge of C26 reaches about 1.5 VDC, preset and clear inputs are removed. Counter D5 counts to 128 at 3 KHz rate and RESET is removed (goes high) from the input of the MPU. This allows the logic power input to the PCB to stabilize before allowing the MPU to begin its initialization routine.

If the MPU program is operating properly, the MPU address decoding circuitry will output the WDCLR (Watchdog clear) signal at predetermined intervals. This serves to clear counter D5 before it counts up to the state that will create the RESET condition. If the MPU program strays from its intended sequence and does not output the WDCLR signal, counter D5 will count up to the RESET state and cause the MPU to return to its initialization routine.

POWER RESET AND WATCHDOG COUNTER

The NMI (non-maskable interrupt) counter causes an interrupt at the NMI input of the MPU every 4 msec. The interrupt is derived by dividing 3 KHz by a factor of 12 through counter C5. The interrupt occurs when pin 6 of inverter B5 goes low. During power-up, the NMI counter is disabled by RESET. During Self-Test, the NMI is disabled by TEST.


NMI COUNTER



LUNAR LANDER™
MICROCOMPUTER
034230-XX A

© 1979 Atari, Inc.

ADDRESS DECODING CIRCUITRY



The address decoder performs the function of turning on or enabling the appropriate circuitry at the critical time, so that information can be transferred back and forth between the game circuitry and the MPU. The memory map below is for the Lunar Lander game.

If you are going to use the Automatic RAM/ROM Tester, please remember to remove MPU C3 and ground the WDOG DISABLE test point.


ADDRESS		MEMORY MAP																DATA		FUNCTION	
HEX/DECIMAL	A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0	R/W	D7	D6	D5	D4	D3	D2	D1	D0											
0000-00FF	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R	D	D	D	D	D	D	D	D										PAGE ZERO RAM	
2000	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R																		HALT	
	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R																		TEST SW	
	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R																		SLAM SW	
2400	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R	D																	3 KHz	
	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R																		DIAG. STEP	
2	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R																		START	
3	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R																		COIN-2	
4	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R																		COIN-1	
5	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R																		GAME SELECT	
6	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R																		ABORT	
7	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R																		ROT RIGHT	
2000	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R																		ROT LEFT	
	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R																		OPTION	
	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R																		OPTION	
2C00	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R	D	D	D	D	D	D	D	D										POT IN	
3000	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	W																		DMAC0	
3200	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	W																		ATTRACT LAMP 0	
	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	W																		ATTRACT LAMP 1	
	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	W																		ATTRACT LAMP 2	
	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	W																		ATTRACT LAMP 3	
3400	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	W																		START & SELECT LEDS	
3800	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	W																		COIN COUNTER	
3E00	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	W																		WATCHDOG CLEAR	
	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	W																		IMMUNITY	
	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	W																		THRUST INTENSITY	
	0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	W																		THRUST PITCH	
4000-4FFF	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R	D	D	D	D	D	D	D	D										VECTOR RAM	
4800-4FFF	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R	D	D	D	D	D	D	D	D										VECTOR ROM	
5000-5FFF	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R	D	D	D	D	D	D	D	D										VECTOR ROM	
6000-7FFF	1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R	D	D	D	D	D	D	D	D										PROGRAM ROM	

RAM CIRCUITRY

The RAM is the temporary storage space for the MPU and is enabled when ZPAGE (Zero Page enable) is low. When R/WB (from the MPU) is low, the RAM stores the data byte input (DB0 thru DB7) at the location addressed by the MPU address bus (AB0 thru AB7). When R/WB is high, the MPU reads the stored data byte at the addressed location.

Program Memory for the Lunar Lander game is contained in PROMs for the -01 version of the PCB or ROMs for the -02 version of the PCB. One ROM is equivalent to four PROMs. All PROMs connected to a common enable must be removed before replacing with a ROM. For example, remove PROMs at locations F2, H1, L2 and M1 before replacing with ROM at location F1. A ROM/PROM equivalent chart is contained in Chapter 5, Illustrated Parts Catalog, of the Lunar Lander game manual.

ROM/PROM CIRCUITRY




Counters F5, H5 and J5 contain the address of the next data byte (instruction) to be fetched from the Vector Generator memory. Because these counters point to the next instruction in memory to be retrieved and performed, they are called the program counter. This program counter is incremented one count (to the next sequential address) each time the information at its current address is loaded into data latch 0 or data latch 2.

The program counter may also be preset to "jump" to a new address. This new address can be loaded into the program

counter from the vector generator memory via data latches F7 & H7 and buffers H6 & J6.

The program counter may also be preset to "return" to a previous address which it had stored in its "stack". The stack consists of register files F4, H4, & J4, and down/up counter K5. The stack is a 4-word 12-bit memory, used to save the contents of the program counter for future reference. It is loaded when DMAPUSH is low. Immediately after information is written into the stack, counter K5 increments one count. Immediately before loading the program counter from the stack, counter K5 decrements one count.



STATE MACHINE

The state machine is the "master controller" of the vector generator circuitry. It receives instructions from the game MPU, via the vector generator RAM. It carries out these instructions by accessing the appropriate sections of the vector generator ROM memory, using the vector generator program counter to do so. The state machine reads the vector generator ROM data (via Timer 0-3) and decodes this information to determine how it should use this data: 1) to draw a vector; 2) to move the monitor beam to a new position on the monitor display; 3) to "jump" to a new vector memory address; 4) to return to a previous vector memory address; or 5) to tell the game MPU that it has completed its current instructions, and is waiting for its next command.

The state machine consists of input gates B8 and E6, ROM C8, latch D8, clock circuitry A7, and decoder E8. Four bit input TIMER0 thru TIMER3 is the operation code input to the state machine. The A4 thru A6 address input to ROM C8 tells the ROM which instructions to perform. Address inputs A0 thru A3 from latch D8 tells the ROM which state was last performed. The address A7 input GO tells the ROM that the position counters are presently drawing a vector. The HALT input to A7 tells the ROM that the vector generator has completed its operations.

During initial power up of the game, the HALT signal is preset low. The microcomputer reads the high HALT signal through its switch input port (buffer M10) on data line DB0. This tells the microcomputer that the vector generator is halted and waiting for an instruction. To ensure that the beam is off when the state

machine is halted, the high HALT, clocked through latch D8, results in a low BLANK to the Z axis output.

The microcomputer outputs an address that results in a DMAGO signal that causes HALT to go high, and clears the vector generator data latches. This makes TIMER0 thru TIMER3 signals all low. The state machine now begins executing instructions, starting at vector memory location 0.

When the state machine receives the operation code for the HALT instruction, it outputs a low HALTSTROBE, setting the HALT flip-flop A9, and suspending state machine operation.

The GO signals load and enable the vector timer and the X and Y position counters and tell the ROM that the vector generator is now actively drawing a vector. The HALT input to GO flip-flop A9 sets the outputs to ensure that the vector timer and position counters are not active when the state machine is halted. When a low GOSTROBE is clocked through A9, the vector timer and X and Y position counters begin to operate from the GO, GO and GOSTROBE signals. When STOP is clocked through A9, the vector timer has reached its maximum count, and GO goes high. This means the vector has been drawn.

The VGCK input to the clock circuitry is a buffered 1.5 MHz clock signal from the microcomputer. This is the same frequency used to clock the MPU of the microcomputer. The signal clocks latch D8 unless the microcomputer is addressing the vector RAM or ROM memories (when VMEM goes low). Then the clock input to latch D8 goes high and stays high until VMEM goes high.

FROM MICROCOMPUTER SEE SHEET 2, SIDE A

AB0-12
Φ2, & R/WB

ADMA 1-12

The address selector consists of multiplexers F3, H3, J3 and K3. When VMEM is low, the MPU of the microcomputer gains access to the address inputs of the vector generator memory. In this state, BUFFEN is from Φ2 and VW (vector generator write) is low when Φ2 and R/WB are both low. When VMEM is high, the address input to the vector generator memory is from the vector generator program counter and state machine. In this state, BUFFEN and VW are both held high by the pullup resistors connected to the 2B and 3B inputs of multiplexer K3.

Address decoder L3 decodes address bits A11 and A12, and selects the RAM or one of three ROMs of the vector generator memory.

This address-selecting arrangement allows the game MPU to access the vector generator memory, i.e., write data into the vector generator RAM to instruct the vector generator what it should do next. The address selector can then allow the vector generator program counter and state machine to access this same area of RAM also, and read what instructions were sent to it by the game MPU.

VECTOR TIMER

TIMER3
TIMER2
TIMER1
TIMER0
DVY11
DVX11

GO
HALT
STOP
VGCK

GO
HALT
STOP
VGCK

GO
HALT
STOP
VGCK

GO
HALT
STOP
VGCK

GO
HALT
STOP
VGCK

GO
HALT
STOP
VGCK

GO
HALT
STOP
VGCK

GO
HALT
STOP
VGCK

GO
HALT
STOP
VGCK

GO
HALT
STOP
VGCK

GO
HALT
STOP
VGCK

GO
HALT
STOP
VGCK

VECTOR GENERATOR MEMORY ADDRESS SELECTOR

AB0-12
Φ2, & R/WB

ADMA 1-12

The address selector consists of multiplexers F3, H3, J3 and K3. When VMEM is low, the MPU of the microcomputer gains access to the address inputs of the vector generator memory. In this state, BUFFEN is from Φ2 and VW (vector generator write) is low when Φ2 and R/WB are both low. When VMEM is high, the address input to the vector generator memory is from the vector generator program counter and state machine. In this state, BUFFEN and VW are both held high by the pullup resistors connected to the 2B and 3B inputs of multiplexer K3.

Address decoder L3 decodes address bits A11 and A12, and selects the RAM or one of three ROMs of the vector generator memory.

This address-selecting arrangement allows the game MPU to access the vector generator memory, i.e., write data into the vector generator RAM to instruct the vector generator what it should do next. The address selector can then allow the vector generator program counter and state machine to access this same area of RAM also, and read what instructions were sent to it by the game MPU.

VECTOR GENERATOR RAM

AB0-12
Φ2, & R/WB

ADMA 1-12

AB0-12
Φ2, & R/WB

ADMA 1-12

AB0-12
Φ2, & R/WB

ADMA 1-12

AB0-12
Φ2, & R/WB

ADMA 1-12

AB0-12
Φ2, & R/WB

ADMA 1-12

AB0-12
Φ2, & R/WB

ADMA 1-12

AB0-12
Φ2, & R/WB

VECTOR GENERATOR RAM

AB0-12
Φ2, & R/WB

ADMA 1-12

The address selector consists of multiplexers F3, H3, J3 and K3. When VMEM is low, the MPU of the microcomputer gains access to the address inputs of the vector generator memory. In this state, BUFFEN is from Φ2 and VW (vector generator write) is low when Φ2 and R/WB are both low. When VMEM is high, the address input to the vector generator memory is from the vector generator program counter and state machine. In this state, BUFFEN and VW are both held high by the pullup resistors connected to the 2B and 3B inputs of multiplexer K3.

Address decoder L3 decodes address bits A11 and A12, and selects the RAM or one of three ROMs of the vector generator memory.

This address-selecting arrangement allows the game MPU to access the vector generator memory, i.e., write data into the vector generator RAM to instruct the vector generator what it should do next. The address selector can then allow the vector generator program counter and state machine to access this same area of RAM also, and read what instructions were sent to it by the game MPU.

VECTOR GENERATOR ROM

AB0-12
Φ2, & R/WB

ADMA 1-12

AB0-12
Φ2, & R/WB

ADMA 1-12

AB0-12
Φ2, & R/WB

ADMA 1-12

AB0-12
Φ2, & R/WB

ADMA 1-12

AB0-12
Φ2, & R/WB

ADMA 1-12

AB0-12
Φ2, & R/WB

ADMA 1-12

AB0-12
Φ2, & R/WB

VECTOR GENERATOR DATA BUFFER

AB0-12
Φ2, & R/WB

ADMA 1-12

The address selector consists of multiplexers F3, H3, J3 and K3. When VMEM is low, the MPU of the microcomputer gains access to the address inputs of the vector generator memory. In this state, BUFFEN is from Φ2 and VW (vector generator write) is low when Φ2 and R/WB are both low. When VMEM is high, the address input to the vector generator memory is from the vector generator program counter and state machine. In this state, BUFFEN and VW are both held high by the pullup resistors connected to the 2B and 3B inputs of multiplexer K3.

Address decoder L3 decodes address bits A11 and A12, and selects the RAM or one of three ROMs of the vector generator memory.

This address-selecting arrangement allows the game MPU to access the vector generator memory, i.e., write data into the vector generator RAM to instruct the vector generator what it should do next. The address selector can then allow the vector generator program counter and state machine to access this same area of RAM also, and read what instructions were sent to it by the game MPU.

VECTOR GENERATOR ROM

AB0-12
Φ2, & R/WB

ADMA 1-12

AB0-12
Φ2, & R/WB

ADMA 1-12

AB0-12
Φ2, & R/WB

ADMA 1-12

AB0-12
Φ2, & R/WB

ADMA 1-12

AB0-12
Φ2, & R/WB

ADMA 1-12

AB0-12
Φ2, & R/WB

ADMA 1-12

AB0-12
Φ2, & R/WB

VECTOR GENERATOR DATA BUFFER

AB0-12
Φ2, & R/WB

ADMA 1-12

The address selector consists of multiplexers F3, H3, J3 and K3. When VMEM is low, the MPU of the microcomputer gains access to the address inputs of the vector generator memory. In this state, BUFFEN is from Φ2 and VW (vector generator write) is low when Φ2 and R/WB are both low. When VMEM is high, the address input to the vector generator memory is from the vector generator program counter and state machine. In this state, BUFFEN and VW are both held high by the pullup resistors connected to the 2B and 3B inputs of multiplexer K3.

Address decoder L3 decodes address bits A11 and A12, and selects the RAM or one of three ROMs of the vector generator memory.

This address-selecting arrangement allows the game MPU to access the vector generator memory, i.e., write data into the vector generator RAM to instruct the vector generator what it should do next. The address selector can then allow the vector generator program counter and state machine to access this same area of RAM also, and read what instructions were sent to it by the game MPU.

VECTOR GENERATOR ROM

AB0-12
Φ2, & R/WB

ADMA 1-12

AB0-12
Φ2, & R/WB

ADMA 1-12

AB0-12
Φ2, & R/WB

ADMA 1-12

AB0-12
Φ2, & R/WB

ADMA 1-12

AB0-12
Φ2, & R/WB

ADMA 1-12

AB0-12
Φ2, & R/WB

ADMA 1-12

AB0-12
Φ2, & R/WB

FROM/T0 MICROCOMPUTER DATA BUS SEE SHEET 2, SIDE A

AB0-12
Φ2, & R/WB

ADMA 1-12

The address selector consists of multiplexers F3, H3, J3 and K3. When VMEM is low, the MPU of the microcomputer gains access to the address inputs of the vector generator memory. In this state, BUFFEN is from Φ2 and VW (vector generator write) is low when Φ2 and R/WB are both low. When VMEM is high, the address input to the vector generator memory is from the vector generator program counter and state machine. In this state, BUFFEN and VW are both held high by the pullup resistors connected to the 2B and 3B inputs of multiplexer K3.

Address decoder L3 decodes address bits A11 and A12, and selects the RAM or one of three ROMs of the vector generator memory.

This address-selecting arrangement allows the game MPU to access the vector generator memory, i.e., write data into the vector generator RAM to instruct the vector generator what it should do next. The address selector can then allow the vector generator program counter and state machine to access this same area of RAM also, and read what instructions were sent to it by the game MPU.

VECTOR GENERATOR DATA LATCHES

AB0-12
Φ2, & R/WB

ADMA 1-12

AB0-12
Φ2, & R/WB

ADMA 1-12

AB0-12
Φ2, & R/WB

ADMA 1-12

AB0-12
Φ2, & R/WB

ADMA 1-12

AB0-12
Φ2, & R/WB

ADMA 1-12

AB0-12
Φ2, & R/WB

ADMA 1-12

AB0-12
Φ2, & R/WB

VECTOR GENERATOR DATA LATCHES

AB0-12
Φ2, & R/WB

ADMA 1-12

The address selector consists of multiplexers F3, H3, J3 and K3. When VMEM is low, the MPU of the microcomputer gains access to the address inputs of the vector generator memory. In this state, BUFFEN is from Φ2 and VW (vector generator write) is low when Φ2 and R/WB are both low. When VMEM is high, the address input to the vector generator memory is from the vector generator program counter and state machine. In this state, BUFFEN and VW are both held high by the pullup resistors connected to the 2B and 3B inputs of multiplexer K3.

Address decoder L3 decodes address bits A11 and A12, and selects the RAM or one of three ROMs of the vector generator memory.

This address-selecting arrangement allows the game MPU to access the vector generator memory, i.e., write data into the vector generator RAM to instruct the vector generator what it should do next. The address selector can then allow the vector generator program counter and state machine to access this same area of RAM also, and read what instructions were sent to it by the game MPU.

VECTOR GENERATOR DATA LATCHES

AB0-12
Φ2, & R/WB

ADMA 1-12

AB0-12
Φ2, & R/WB

ADMA 1-12

AB0-12
Φ2, & R/WB

ADMA 1-12

AB0-12
Φ2, & R/WB

ADMA 1-12


AB0-12
Φ2, & R/WB

ADMA 1-12

AB0-12
Φ2, & R/WB

ADMA 1-12

AB0-12
Φ2, & R/WB



A Warner Communications Company

LUNAR LANDER™
VECTOR GENERATOR SCHEMATIC
034230-XX A